전기도금법을 이용하여 형성한 Au-Sn 플립칩 접속부의 미세구조 및 접속저항 = Microstructure and Contact Resistance of the Au-Sn Flip-Chip Joints Processed by Electrodeposition

국문 초록 (Abstract)

Au와 Sn을 순차적으로 도금한 Au/Sn 범프를 플립칩 본딩하여 Au-Sn 솔더 접속부를 형성 후, 미세구조와 접속저항을 분석하였다. $285^{\circ}C$에서 30초간 플립칩 본딩한 Au-Sn 솔더 접속부는 $Au_5Sn$+AuSn lamellar 구조로 이루어져 있으며, 이 시편을 $310^{\circ}C$에서 3분간 유지하여 2차 리플로우시 $Au_5Sn$+AuSn interlamellar spacing이 증가하였다. $285^{\circ}C$에서 30초간 플립칩 본딩한 Au-Sn 접속부는 15.6 $m{\Omega}$/bump의 평균 접속저항을 나타내었으며, 이 시편을 다시 $310^{\circ}C$에서 3분간 유지하여 2차 리플로우 한 Au-Sn 접속부는 15.0 $m{\Omega}$/bump의 평균 접속저항을 나타내었다.

다국어 초록 (Multilingual Abstract)

Microstructure and contact resistance of the Au-Sn solder joints were characterized after flip-chip bonding of the Au/Sn bumps processed by successive electrodeposition of Au and Sn. Microstructure of the Au-Sn solder joints, formed by flip-chip bonding at $285^{\circ}C$ for 30 sec, was composed of the $Au_5Sn$+AuSn lamellar structure. The interlamellar spacing of the $Au_5Sn$+AuSn structure increased by reflowing at $310^{\circ}C$ for 3 min after flip-chip bonding. While the Au-Sn solder joints formed by flip-chip bonding at $285^{\circ}C$ for 30 sec exhibited an average contact resistance of 15.6 $m{\Omega}$/bump, the Au-Sn solder joints reflowed at $310^{\circ}C$ for 3 min after flip-chip bonding possessed an average contact resistance of 15.0 $m{\Omega}$/bump.

참고문헌 (Reference)

• 1 "www.allmeasures.com"
• 2 "www.allmeasures.com"
• 3 C. Y. Yin, "The effect of reflow process on the contact resistance and reliability of anisotropic conductive film interconnection for flip chip on flex applications" 43 : 625-633, 2003
• 4 D. K. Schroder, "Semiconductor material and device characterization" John Wiley & Sons, Inc. 10-, 1998
• 5 W . Tang, "Room temperature interfacial reactions in electrodeposited Au/ Sn couples" 56 : 5818-5827, 2003
• 6 L. Buene, "Room temperature interdiffusion in evaporated Au-Sn films" 18 : 397-399, 1978
• 7 J. W. Yoon, "Reliability evaluation of Au-20Sn flip chip solder bump fabricated by sequential electroplating method with Sn and Au" A473 : 119-125, 2008
• 8 W. Pittroff, "Mounting of high power laser diodes on boron nitride heat sinks using an optimized Au/Sn metallurgy" 24 : 434-441, 2001
• 9 J. Doesburg, "Microstructure and preferred orientation of Au-Sn alloy plated deposits" B78 : 44-52, 2000
• 10 C. C. Kao, "Light-output enhancement in a nitride-based light-emitting diode with 22o undercut sidewall" 17 : 19-21, 2005
• 11 P. P. Maaskant, "LED flip-chip assembly with electroplated AuSn alloy" 2 : 2907-2911, 2005
• 12 E. Nicewarner, "Interconnect resistance characteristics of several flip-chip bumping and assembly techniques" 39 : 113-121, 1999
• 13 D. A. Zakheim, "High-power flip-chip blue light-emitting diodes bas on AlGa-In N" 1 : 2401-2404, 2004
• 14 J. K. Kim, "GaInN light-emitting diodes with RuO2/SiO2/Ag omni-directional reflector" 84 : 4508-4510, 2004
• 15 D. Kim, "Fluxless flip-chip Sn-Au solder interconnect on thin Si wafers and Cu laminated polyimide films" A416 : 74-79, 2006
• 16 Y. Zhu, "Enhanced output of flip-chip light-emitting diodes with a sidewall reflector" 51 : 674-677, 2007
• 17 정부양, "Electrodeposition 변수에 따른 Sn 도금의 표면 거칠기와 플립칩 접속된 Sn 범프의 접속저항" 한국마이크로전자및패키징학회 13 (13): 37-44, 2006
• 18 W. Sun, "Development of an electroplating solution for codepositing Au-Sn alloys" B65 : 111-122, 1999
• 19 G. Elger, "Development of a low cost wafer level flip chip assembly process for high brightness LEDs using the AuSn metallurgy" 199-204, 2002
• 20 M. A. Uddin, "Adhesion strength and contact resistance of flip chip on flex packages-effect of curing degree of anisotropic conductive film" 44 : 510-514, 2004