인공지능 반도체 및 패키징 기술 동향 = Artificial Intelligence Semiconductor and Packaging Technology Trend

국문 초록 (Abstract)

최근 Chat GPT와 같은 인공지능 (Artificial Intelligence, AI) 기술의 급격한 발전에 따라 AI 반도체의 중요성이강조되고 있다. AI 기술은 빅데이터 처리, 딥 러닝, 알고리즘 등의 요구사항으로 인해 대용량 데이터를 빠르게 처리할 수있는 능력을 필요로 한다. 그러나 AI 반도체는 대규모 데이터를 처리하는 과정에서 과도한 전력 소비와 데이터 병목현상문제가 발생한다. 반도체 전공정의 초미세공정이 물리적 한계에 도달함에 따라, AI 반도체의 연산을 위한 최신 패키징 기술이 요구되는 추세이다. 본 고에서는 AI 반도체에 적용가능한 인터포저, TSV, 범핑, Chiplet, 하이브리드 본딩 패키징 기술에 대해서 기술하였다. 이러한 기술들은 AI 반도체의 전력 효율과 연산 속도를 향상시키는데 기여할 것으로 기대된다.

다국어 초록 (Multilingual Abstract)

Recently with the rapid advancement of artificial intelligence (AI) technologies such as Chat GPT, AI semiconductors have become important. AI technologies require the ability to process large volumes of data quickly, as they perform tasks such as big data processing, deep learning, and algorithms. However, AI semiconductors encounter challenges with excessive power consumption and data bottlenecks during the processing of large-scale data. Thus, the latest packaging technologies are required for AI semiconductor computations. In this study, the authors have described packaging technologies applicable to AI semiconductors, including interposers, Through-Silicon-Via (TSV), bumping, Chiplet, and hybrid bonding.
These technologies are expected to contribute to enhance the power efficiency and processing speed of AI semiconductors.

참고문헌 (Reference)

• 1 L. Ji, "Waferto-Wafer Hybrid Bonding Development by Advanced Finite Element Modeling for 3-D IC Packages" 10 (10): 2106-2117, 2020
• 2 S. Y. Hou, "Wafer-Level Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS Technology" 64 (64): 4071-4077, 2017
• 3 WIPO, "WIPO Technology Trends 2019; Artificial Intelligence" 40-, 2020
• 4 M.-F. Chen, "System on Integrated Chips (SoIC(TM) for 3D Heterogeneous Integration" 594-599, 2019
• 5 K. J. Han, "System Packaging Technology Development Trends" 31 (31): 31-40, 2020
• 6 S. Thangaraju, "Successful void free gap fill of 3μm, high AR via middle, Through Silicon Vias at wafer level" 51-56, 2014
• 7 S. Kumar, "Soft error issue and importance of low alpha solders for microelectronics packaging" 34 : 185-202, 2013
• 8 M. F. Chen, "SoIC for Low-Temperature, Multi-Layer 3D Memory Integration" 855-860, 2020
• 9 S. Kim, "Signal Integrity and Computing Performance Analysis of a Processing-In-Memory of High Bandwidth Memory(PIM-HBM)Scheme" 11 (11): 1955-1970, 2021
• 10 S. Kim, "Signal Integrity Design and Analysis of a Spiral Through-Silicon Via (TSV) Array Channel for High Bandwidth Memory (HBM)" 1-3, 2021
• 11 S. C. Hong, "Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking" 51 (51): 2228-2235, 2011
• 12 J. H. Lau, "Recent Advances and Trends in Advanced Packaging" 12 (12): 228-252, 2022
• 13 S. Kim, "Processing-in-memory in High Bandwidth Memory (PIM-HBM) Architecture with Energyefficient and Low Latency Channels for High Bandwidth System" 1-3, 2019
• 14 A. Kayid, "Performance of cpus/gpus for deep learning workloads" Media Engineering and Technology Faculty 2018
• 15 W.-L. Chiu, "Low-Temperature Wafer-to-Wafer Hybrid Bonding by Nanocrystalline Copper" 679-684, 2022
• 16 J. J. Ong, "Low-Temperature Cu/SiO2 Hybrid Bonding with Low Contact Resistance Using(111)-Oriented Cu Surfaces" 15 (15): 1888-, 2022
• 17 K.-L. Suk, "Low Cost Si-Less RDL Interposer Package for High Performance Computing Applications" 64-69, 2018
• 18 T.-H. Hung, "Investigation of Wet Pretreatment to Improve Cu-Cu Bonding for Hybrid Bonding Applications" 700-705, 2021
• 19 D. Jung, "High Shear Speed Characteristics of Sub-100 μm Low Alpha SAC105Solder Bump Directly Fabricated on Cu Filled Through Si Via for 3D Integration" 12 (12): 161-169, 2015
• 20 C. H. Yu, "High Performance, High Density RDL for Advanced Packaging" 587-593, 2018
• 21 H. Jun, "HBM (High Bandwidth Memory) DRAM Technology and Architecture" 16947916-, 2017
• 22 M. -H. Roh, "Extrusion Suppression of TSV Filling Metal by Cu-W Electroplating for Three-Dimensional Microelectronic Packaging" 46 : 2051-2062, 2015
• 23 R. Mahajan, "Embedded Multidie Interconnect Bridge – A Localized, High-Density Multichip Packaging Interconnect" 9 (9): 1952-1962, 2019
• 24 R. Mahajan, "Embedded Multi-Die Interconnect Bridge (EMIB) –A High Density High Bandwidth Packaging Interconnect" 557-565, 2016
• 25 A. C. Durgun, "Electrical Performance Limits of Fine Pitch Interconnects for Heterogeneous Integration" 667-673, 2019
• 26 D. -H. Jung, "Effect of Current Density and Plating Time on Cu Electroplating in TSV and Low Alpha Solder Bumping" 24 : 1107-1115, 2015
• 27 G. Duan, "Die Embedding Challenges for EMIB Advanced Packaging Technology" 1-7, 2021
• 28 B. M. D. Sawyer, "Design and Demonstration of a 2. 5-D Glass Interposer BGA Package for High Bandwidth and Low Cost" 7 (7): 552-562, 2017
• 29 서한결 ; 박해성 ; 김은경, "Cu-SiO2 하이브리드 본딩" 한국마이크로전자및패키징학회 27 (27): 17-24, 2020
• 30 D. Stow, "Cost-effective design of scalable high-performance systems using active and passive interposers" 1-8, 2017
• 31 L. Yang, "Co-Exploration of Neural Architectures and Heterogeneous ASIC Accelerator Designs Targeting Multiple Tasks" 1-6, 2020
• 32 G. B. Hamad, "Characterizing, modeling, and analyzing soft error propagation in asynchronous and synchronous digital circuits" 55 (55): 238-250, 2015
• 33 H. C Kim, "Bottom-Up Filling of TSV-Scaled Trenches by Using Step Current Electrodeposition" 4 (4): 2015
• 34 A. K. Singh, "Assembly challenges with Flip Chip multi-die and interposer-based SiP Modules" 2019 (2019): 000001-000005, 2019
• 35 R. Chaware, "Assembly Challenges in Developing 3D IC package with Ultra High Yield and High Reliability" 1447-1451, 2015
• 36 B. Li, "Artificial Intelligence (AI) Chip Technology Review" 114-117, 2019
• 37 G. Shan, "Architecture of computing system based on chiplet" 13 (13): 105-, 2022
• 38 J. Lee, "Amkor's 2.5 D Package and HDFOAdvanced Heterogeneous Packaging Solutions" China Integrated Circuits 2018
• 39 R. Swaminathan, "Advanced packaging: Enabling Moore’s Law’s next frontier through heterogeneous integration" 1-25, 2021
• 40 S. Dutta, "Addressing Unreliability in Emerging Devices and Non-von Neumann Architectures Using Coded Computing" 108 (108): 1219-1234, 2020
• 41 S. M. Viswanathan, "AI Chips : New Semiconductor Era", International Journal of Advanced Research in Science" 7 (7): 14687-14694, 2020
• 42 G. H. Loh, "A Research Retrospective on AMD's Exascale Computing Journey" 81 : 1-14, 2023
• 43 Y. R. Jeong, "A Real-Time Reconfigurable AI Processor Based on FPGA" 1-2, 2023
• 44 H. Kim, "A Novel Processing Unit and Architecture for Process-In Memory (PIM) in NAND Flash Memory" 127-128, 2022
• 45 D. U. Lee, "22.3 A 128Gb 8-High 512GB/s HBM2E DRAM with a Pseudo Quarter Bank Structure, Power Dispersion and an Instruction-Based At-Speed PMBIST" 334-336, 2020