A Custom Code Generation Technique for ASIPs from High-level Language = 고급 언어에서 ASIP을 위한 전용 부호 생성 기술 연구

다국어 초록 (Multilingual Abstract)

In this paper, we discuss a code generation technique for custom transport triggered architecture (TTA) from a high-level language structure. This methodology is implemented by using TTA-based Co-design Environment (TCE) tool. The results show how the scheduler exploits instruction level parallelism in the custom target architecture and source program. Thus, the scheduler generates parallel TTA instructions using lower cycle counts than the sequential scheduling algorithm. Moreover, we take Tensilica tool to make a comparison with TCE. Because of the efficiency of TTA, TCE takes less execution cycles compared to Tensilica configurations. Finally, this paper shows that it requires only 7 cycles to generate the parallel TTA instruction set for implementing Cyclic Redundancy Check (CRC) applications as an input design, and presents the code generation technique to move complexity from the processor software to hardware architecture. This method can be applicable lots of channel Codecs like CRC and source Codecs like High Efficiency Video Coding (HEVC).

참고문헌 (Reference)

• 1 하산타릭, "효율적인 정도 생성기 및 새로운 순열 기법을 가진 LT 코덱구조" 10 (10): 117-125, 2014
• 2 Tensilica. com, "Xtensa 7 Product Brief"
• 3 C. Hendrik, "Transport Triggered Architectures Design and Evaluation" Technical University of Delft Standford University 1995
• 4 "Tensilica Diamond Standard Controller Data Book"
• 5 Alam S. Shamsul, "Response of Transport Triggered Architectures for High-speed Processor Design" 10 (10): 1-6, 2013
• 6 P. Jaaskelainen, "Instruction Set Simulator for Transport Triggered Architectures" Tampere University of Technology 2005
• 7 Metsahalme, "Instruction Scheduler Framework for Transport Triggered Architectures" Tampere University of Technology, 2008
• 8 P. Jaaskelainen, "From Parallel Programs to Customized Parallel Processors" Tampere University of Technology 2012
• 9 무하마드 아심, "Evaluation of Achievable Rate for Concatenated Fountain Codes in Wireless Channels" (사)디지털산업정보학회 8 (8): 147-155, 2012
• 10 Tensilica. com, "ConnX D2 DSP Engine"
• 11 Tensilica. com, "ConnX D2 DSP Engine"
• 12 P. Jaaskelainen, "Codesign Toolset for Application- Specific Instruction-Set Processors" SPIE 2007